

SEMICONDUCTOR INTEGRATED CIRCUIT

CROSS REFERENCE TO RELATED APPLICATIONS

This application claims benefit of priority under 35USC
 5 § 119 to Japanese Patent Application No. 2000-126006, filed on
 April 26, 2000, the entire contents of which are incorporated
 by reference herein.

BACKGROUND OF THE INVENTION10 Field of the Invention

The present invention relates generally to a semiconductor
 integrated circuit having FETs for use in ICs or switches for
 ASK (Amplitude Shift Keying) modulation.

15 Related Background Art

If an FET (field-effect transistor) is used as a switch,
 the amount of signal transmission is preferably large when it
 is in an ON state, and the amount of signal transmission is
 preferably small when it is in an OFF state.

20 There has been provided a conventional circuit for
 decreasing the amount of signal transmission so that the
 drain-to-source voltage V_{ds} of an FET is zero when the FET is
 in an OFF state. In a circuit of this type, it is difficult to
 suppress the amount of signal transmission to (-10 dB) or more
 25 per one stage of FETs due to the influence of the parasitic
 capacity of the FET.

30 ~~FIG. 1 is an equivalent circuit diagram of an FET. Using
 this equivalent circuit, the reason why the amount of signal
 transmission cannot sufficiently lowered when the FET is in the
 OFF state will be described below.~~

In FIG. 1, when the FET is in the OFF state, the relationship
 expressed by the following expressions (1) through (4) is
 established.

$$R_i, R_g, R_d, R_s \ll R_{ds} \ll |1 / (\omega \cdot C_{ds})| \quad (1)$$

$$35 \quad g_m = \text{about } 0 \quad (2)$$

$$C_{gd} = \text{about } C_{gs} \quad (3)$$

$$R_d \ll R_{ds} \ll R_L \quad (4)$$

TOSHIO SATOH

SUB B1 >

From these expressions (1) and (4), signals inputted to a gate terminal are transmitted to a load resistance R_L at a quantity depending on a product of $C_{gd} / (C_{gd} + C_{gs})$ and $R_{ds} / (R_{ds} + R_L)$.

5 Parameters such as C_{gd} , C_{gs} and R_{ds} are functions of the drain-to-source voltage V_{ds} of the FET, and the above described product is not zero when $V_{ds} = 0$.

On the other hand, when V_{ds} is not zero, a product of V_c and g_m is not zero, so that there is a problem in that the amount
10 of signal transmission is increased by currents caused by the product of V_c and g_m .

Even if the relationship expressed by the above described expressions (1) through (4) is satisfied and even if V_{ds} is selected so that the product of $C_{gd} / (C_{gd} + C_{gs})$ and $R_{ds} / (R_{ds} + R_L)$ is minimum, both of g_m and V_c are not zero, so that there
15 is a problem in that the amount of signal transmission is increased by currents depending on the product of V_c and g_m .

SUMMARY OF THE INVENTION

20 It is therefore an object of the present invention to eliminate the aforementioned problems and to provide a semiconductor integrated circuit capable of decreasing the amount of signal transmission when an FET is in an OFF state as smaller as possible and of improving a variable ratio of the amount
25 of signal transmission.

In order to accomplish the aforementioned and other objects, according to one aspect of the present invention, a semiconductor integrated circuit comprises: an FET having a gate terminal configured to input a controlled signal and a drain terminal
30 configured to output a signal corresponding to the controlled signal; and an inductor element provided between a source terminal and a ground terminal of the FET, wherein an inductance value of the inductor element is set so that the inductor element resonates in series for a reactance component of a gate-to-source
35 impedance by the controlled signal when a drain voltage of the FET is lower than a source voltage thereof.

According to the present invention, since the inductor

COPY TO: SUB B2

element is provided between the source terminal and ground terminal of the FET to cause the inductor element to resonate in series for the reactance component of the gate-to-source impedance when the drain voltage is lower than the source voltage, it is possible to reduce the amount of signal transmission when the FET is in the OFF state, and it is possible to improve the variable ratio of the amount of signal transmission.

By connecting the inductor element to the capacitor element in series between the source terminal and ground terminal of the FET, the dc component to originally flow through the inductor element can be interrupted by the capacitor element, so that it is possible to reduce electric power consumption.

BRIEF DESCRIPTION OF THE DRAWINGS

The present invention will be understood more fully from the detailed description given herebelow and from the accompanying drawings of the preferred embodiments of the invention. However, the drawings are not intended to imply limitation of the invention to a specific embodiment, but are for explanation and understanding only.

In the drawings:

FIG. 1 is an equivalent circuit diagram of an EFT;

FIG. 2 is a circuit diagram of the first preferred embodiment of a semiconductor integrated circuit according to the present invention;

FIG. 3 is a graph showing transfer characteristics (S21) of the FET of FIG. 2;

FIG. 4 is a circuit diagram of the second preferred embodiment of a semiconductor integrated circuit according to the present invention;

FIG. 5 is a graph showing transfer characteristics (S21) of the FET of FIG. 4;

FIG. 6 is a circuit diagram of the third preferred embodiment of a semiconductor integrated circuit according to the present invention;

FIG. 7 is a graph showing transfer characteristics (S21) of the FET of FIG. 6;

FIG. 8 is a circuit diagram of the fourth preferred embodiment of a semiconductor integrated circuit according to the present invention;

FIG. 9 is a graph showing transfer characteristics (S21) of the FET of FIG. 8;

FIG. 10 is a circuit diagram of the fifth preferred embodiment of a semiconductor integrated circuit according to the present invention;

FIG. 11 is a circuit diagram wherein a capacitor element C3 is added to the circuit of FIG. 2;

FIG. 12 is a circuit diagram wherein a capacitor element C3 is added to the circuit of FIG. 4; and

FIG. 13 is a circuit diagram wherein a capacitor element C3 is added to the circuit of FIG. 6.

DESCRIPTION OF THE PREFERRED EMBODIMENTS

Referring now to the accompanying drawings, preferred embodiments of a semiconductor integrated circuit according to the present invention will be described below in detail.

(First Preferred Embodiment)

FIG. 2 is a circuit diagram of the first preferred embodiment of a semiconductor integrated circuit according to the present invention. In the semiconductor integrated circuit of FIG. 2, there is shown a principal part of an IC for ASK (Amplitude Shift Keying) modulation using a MES type FET made of a compound semiconductor (e.g., GaAs).

As compared with the conventional IC for ASK modulation, the circuit of FIG. 2 is characterized in that an inductor element (coil) 1 is provided between the source terminal and ground terminal of an FET 10.

Between the gate terminal and input terminal IN of the FET 10, an Lo input matching circuit 2 is provided. The gate terminal of the FET 10 is connected to a bias supply circuit 3. Between the drain terminal and output terminal OUT of the FET 10, an RF output matching circuit 4 is provided. The drain terminal of the FET 10 is connected to a control signal input circuit 5. The source terminal of the FET 10 is connected to a bias supply circuit

6.

By control signals from the control signal input circuit 5, the magnitude relationship between a drain voltage and source voltage of the FET 10 can be optionally switched and controlled.

By bias signals from the bias circuits, the bias conditions of the FET 10 can be set to be optimum bias conditions.

In FIG. 2, the inductance value of the inductor element 1 provided between the source terminal and ground terminal of the FET 10 is set so that the inductor element 1 series-resonates with a reactance component of a gate-to-source impedance of the FET 10. If such a series resonance occurs, no signal is transmitted to the output side of the FET 10, so that it is possible to reduce the amount of signal transmission.

The reactance component X_c of the gate-to-source impedance of the FET 10 is expressed by expression (5):

$$X_c = \{-\omega \cdot (C_{gd} + C_{gs}) - \omega^3 \cdot C_{gd}^2 \cdot C_{gs} \cdot R_{ds}^2\} / [(\omega^2 \cdot C_{gd} \cdot C_{gs} \cdot R_{ds})^2 + \{\omega \cdot (C_{gs} + C_{gd})\}^2] \quad (5)$$

wherein $\omega = 2\pi f$ and f is a resonance frequency or desired frequency.

By substituting X_c obtained by expression (5) for the following expression (6), the inductance value of the inductor element 1 can be obtained.

$$|X_c| / \omega = L \quad (6)$$

When the FET 10 is in the OFF state, a resistance component R can be approximated by expression (7).

$$R = \{\omega^2 \cdot C_{gd} \cdot R_{ds} \cdot (C_{gs} + C_{gd}) - \omega^2 \cdot C_{gd} \cdot C_{gs} \cdot R_{ds}\} / [(\omega^2 \cdot C_{gd} \cdot C_{gs} \cdot R_{ds})^2 + \{\omega \cdot (C_{gs} + C_{gd})\}^2] \quad (7)$$

Using expressions (6) and (7), Q indicative of a selectivity of signals can be expressed as expression (8).

$$Q = \omega L / R \quad (8)$$

FIG. 3 shows transfer characteristics (S_{21}) of the FET 10 of FIG. 2. In the figure, curve a denotes an On characteristic, and curve b denotes an OFF characteristic. Furthermore, in FIG. 3, the axis of abscissas denotes frequencies (GHz), and the axis of ordinates denotes signal strengths (dB).

FIG. 3 shows an example where the FET 10 of FIG. 2 is formed supposing that a working band is in the range of 5 GHz to 6 GHz.

As shown in this figure, it can be seen that the amount of signal transmission decreases to (-15 dB) or less in a frequency band of 5 to 6 GHz when the FET 10 is in the OFF state.

Furthermore, the control signal input circuit 5 sets the drain-to-source voltage of the FET 10 so that $C_{gd} / (C_{gd} + C_{gs}) \cdot R_{ds} / (R_{ds} + R_L)$ is minimum when the FET 10 is in the OFF state.

Thus, in the first preferred embodiment, the inductor element 1 is provided between the source terminal and ground terminal of the FET 10, and the inductor element 1 resonates in series for the gate-to-source impedance of the FET 10, so that it is possible to sufficiently decrease the amount of signal transmission when the FET 10 is in the OFF state.

(Second Preferred Embodiment)

In the second preferred embodiment, a capacitor element is provided between the gate terminal and source terminal of the FET 10 in addition to the above described inductor element 1.

FIG. 4 is a circuit diagram of the second preferred embodiment of a semiconductor integrated circuit according to the present invention. In FIG. 4, the same reference numbers are given to the same elements as those in FIG. 2, and different points will be mainly described below.

The semiconductor integrated circuit of FIG. 4 has a capacitor element (second capacitor element) C1 provided between the gate terminal and source terminal of the FET 10, in addition to the construction of FIG. 2. By providing this capacitor element C1, the parasitic resistance component of the FET 10 apparently decreases, and Q increases.

When this capacitor element is provided, the reactance component of the FET 10 is expressed by expression (9).

$$X_c = \frac{-\omega \cdot (C_{gd} + C_{gs} + C_i) - \omega^3 \cdot C_{gd}^2 \cdot (C_{gs} + C_i) \cdot R_{ds}^2}{[\{\omega^2 \cdot C_{gd} \cdot (C_{gs} + C_i) \cdot R_{ds}\}^2 + \{\omega \cdot (C_{gs} + C_i + C_{gd})\}^2]} \quad (9)$$

By substituting expression (9) for the above described expression (6), the inductance value of the inductor element 1 can be obtained.

In this case, a resistance component R can be approximated by expression (10).

SUB B3

TOP SECRET

$$F = \frac{\{\omega^2 \cdot C_{gd} \cdot R_{ds} \cdot (C_{gs} + C_i + C_{gd}) - \omega^2 \cdot C_{gd} \cdot (C_{gs} + C_i) \cdot R_{ds}\}}{[\{\omega^2 \cdot C_{gd} \cdot (C_{gs} + C_i) \cdot R_{ds}\}^2 + \{\omega \cdot (C_{gs} + C_i + C_{gd})\}^2]} \quad (10)$$

5 In this case, Q is expressed by $\omega L/R$.

FIG. 5 shows transfer characteristics (S21) of the FET 10 of FIG. 4. In the figure, curve c denotes an On characteristic, and curve d denotes an OFF characteristic.

FIG. 5 shows an example where the FET 10 of FIG. 4 is formed
10 supposing that a working band is in the range of 5 GHz to 6 GHz. As shown in this figure, it can be seen that the amount of signal transmission decreases to (-20 dB) or less in a frequency band of 5 to 6 GHz when the FET 10 is in the OFF state.

Thus, in the second preferred embodiment, since the
15 capacitor element C1 is provided between the gate terminal and source terminal of the FET 10, it is possible to apparently decrease the parasitic resistance component of the FET 10, and the signal attenuation can be smaller than that in the first preferred embodiment.

20 (Third Preferred Embodiment)

In the third preferred embodiment, a capacitor element is provided between the drain terminal and source terminal of the FET 10, in addition to the above described inductor element 1.

FIG. 6 is a circuit diagram of the third preferred
25 embodiment of a semiconductor integrated circuit according to the present invention. In FIG. 6, the same reference numbers are given to the same elements as those in FIG. 2, and different points will be mainly described below.

The semiconductor integrated circuit of FIG. 6 has a
30 capacitor element (third capacitor element) C2 provided between the drain terminal and source terminal of the FET 10, in addition to the construction of FIG. 2. By providing this capacitor element C2, the parasitic resistance component of the FET 10 apparently decreases, and Q increases.

35 When this capacitor element is provided, the reactance component of the FET 10 is expressed by expression (11).

$$X_c = -[(\omega^2 \cdot C_o \cdot C_{gd} \cdot R_{ds}^2 + \omega^2 \cdot C_o^2 \cdot R_{ds}^2 + 1)]$$

$$\begin{aligned}
& \cdot \{(\omega \cdot C_{gd} + \omega^3 \cdot Co^2 \cdot C_{gd} \cdot R_{ds}^2) \\
& + C_{gs} \cdot (\omega^3 \cdot Co \cdot C_{gd} \cdot R_{ds}^2 + \omega^3 \cdot Co^2 \cdot R_{ds} + \omega)\} \\
& - (\omega^3 \cdot C_{gd}^2 \cdot R_{ds} \cdot C_{gs})] \quad (11)
\end{aligned}$$

By substituting expression (11) for the above described
 5 expression (6), the inductance value of the inductor element 1
 can be obtained.

In this case, a resistance component R can be approximated
 by expression (12).

$$\begin{aligned}
F = [& (\omega \cdot C_{gd} \cdot R_{ds}) \cdot \{(\omega \cdot C_{gd} + \omega^3 \cdot Co^2 \cdot C_{gd} \cdot R_{ds}^2) \\
10 & + C_{gs} \cdot (\omega^3 \cdot Co \cdot C_{gd} \cdot R_{ds}^2 + \omega^3 \cdot Co^2 \cdot R_{ds} + \omega)\} \\
& + (\omega^2 \cdot Co \cdot C_{gd} \cdot R_{ds}^2 + \omega^2 \cdot Co \cdot R_{ds} + 1) \\
& \cdot (\omega^2 \cdot C_{gd} \cdot C_{gs})] \quad (12)
\end{aligned}$$

In this case, Q is expressed by $\omega L/R$.

FIG. 7 shows transfer characteristics (S21) of the FET 10
 15 of FIG. 6. In the figure, curve e denotes an On characteristic,
 and curve f denotes an OFF characteristic.

FIG. 7 shows an example where the FET 10 of FIG. 6 is formed
 supposing that a working band is in the range of 5 GHz to 6 GHz.
 As shown in this figure, it can be seen that the amount of signal
 20 transmission decreases to (-25 dB) or less in a frequency band
 of 5 to 6 GHz when the FET 10 is in the OFF state.

Thus, in the third preferred embodiment, since the
 capacitor element is provided between the drain terminal and
 source terminal of the FET 10, it is possible to apparently
 25 decrease the parasitic resistance component of the FET 10, and
 the signal attenuation can be smaller than that in the first
 preferred embodiment.

(Fourth Preferred Embodiment)

The fourth preferred embodiment is a combination of the
 30 first through third preferred embodiment.

FIG. 8 is a circuit diagram of the fourth preferred
 embodiment of a semiconductor integrated circuit according to
 the present invention. In FIG. 8, the same reference numbers are
 given to the same elements as those in FIGS. 4 and 6, and different
 35 points will be mainly described below.

The semiconductor integrated circuit of FIG. 8 has a
 capacitor element C1 provided between the gate terminal and source

terminal of the FET 10, and a capacitor element C2 provided between the drain terminal and source terminal of the FET 10, in addition to the construction of FIG. 2. Both of these capacitor elements C1 and C2 are provided for apparently decreasing the parasitic resistance component of the FET 10.

The reactance component Xc of the FET 10 of FIG. 8 is expressed by expression (13).

$$\begin{aligned}
 Xc = & -[(\omega^2 \cdot Co \cdot Cgd \cdot Rds^2 + \omega^2 \cdot Co^2 \cdot Rds^2 + 1) \\
 & \cdot \{(\omega \cdot Cgd + \omega^3 \cdot Co^2 \cdot Cgd \cdot Rds^2) \\
 & + (Ci + Cgs) \cdot (\omega^3 \cdot Co \cdot Cgd \cdot Rds^2 + \omega^3 \cdot Co^2 \cdot Rds + \omega)\} \\
 & - \{\omega^3 \cdot Cgd^2 \cdot Rds \cdot (Ci + Cgs)\}] \\
 & / [(\omega \cdot Cgd + \omega^3 \cdot Co^2 \cdot Cgs \cdot Rds^2) \\
 & + (Ci + Cgs) \cdot (\omega^3 \cdot Co \cdot Cgd \cdot Rds^2 + \omega^3 \cdot Co^2 \cdot Rds + \omega)]^2 \\
 & + \{\omega^2 \cdot Cgd \cdot (Ci + Cgs)\}^2] \quad (13)
 \end{aligned}$$

By substituting expression (13) for the above described expression (6), the inductance value of the inductor element 1 can be obtained.

In this case, a resistance component R can be approximated by expression (14).

$$\begin{aligned}
 F = & [(\omega \cdot Cgd \cdot Rds) \cdot \{(\omega \cdot Cgd + \omega^3 \cdot Co^2 \cdot Cgd \cdot Rds^2) \\
 & + (Ci + Cgs) \cdot (\omega^3 \cdot Co \cdot Cgd \cdot Rds^2 + \omega^3 \cdot Co^2 \cdot Rds + \omega)\} \\
 & + (\omega^2 \cdot Co \cdot Cgd \cdot Rds^2 + \omega^2 \cdot Co \cdot Rds + 1) \\
 & \cdot \{\omega^2 \cdot Cgd \cdot (Ci + Cgs)\}] \quad (14)
 \end{aligned}$$

In this case, Q is expressed by $\omega L/R$.

FIG. 9 shows transfer characteristics (S21) of the FET 10 of FIG. 8. In the figure, curve g denotes an On characteristic, and curve h denotes an OFF characteristic.

FIG. 9 shows an example where the FET 10 of FIG. 8 is formed supposing that a working band is in the range of 5 GHz to 6 GHz. As shown in this figure, it can be seen that the amount of signal transmission decreases to (-30 dB) or less in a frequency band of 5 to 6 GHz when the FET 10 is in the OFF state.

Thus, in the fourth preferred embodiment, since the capacitor elements C1 and C2 are provided between the gate terminal and source terminal of the FET 10 and between the drain terminal and source terminal of the FET 10, it is possible to decrease the parasitic resistance component of the FET 10, and

the signal attenuation can be smaller than those in the first through third preferred embodiments.

(Fifth Preferred Embodiment)

Since the inductor element 1 is provided between the source
5 terminal and ground terminal of the FET 10 in the first through
fourth preferred embodiments, there is a problem in that
continuous currents flow from the bias supply circuit 6, which
is connected to the source terminal, to the ground terminal via
the inductor element 1, so that electric power consumption
10 increases. Therefore, in the fifth preferred embodiment, the
currents are interrupted.

FIG. 10 is a circuit diagram of the fifth preferred
embodiment of a semiconductor integrated circuit according to
the present invention. In FIG. 10, the same reference numbers
15 are given to the same elements as those in FIG. 8, and different
points will be mainly described below.

The semiconductor integrated circuit of FIG. 10 is
characterized in that an inductor element 1 is connected to a
capacitor element (first capacitor element) C3 in series between
20 the source terminal and ground terminal of an FET 10.
Specifically, the capacitor element C3 is added to the
construction of FIG. 8.

By the capacitor element C3, it is possible to prevent
current from flowing through the inductor element 1 from a bias
25 supply circuit 6 connected to the source terminal of the FET 10.

Furthermore, while FIG. 10 has shown the example where the
capacitor element C3 is added to the circuit of FIG. 8, it is
possible to reduce electric power consumption by adding the
capacitor element C3 in FIGS. 2, 4 and 6.

For example, FIG. 11 shows an example where the capacitor
30 element C3 is added to the circuit of FIG. 2, FIG. 12 shows an
example where the capacitor element C3 is added to the circuit
of FIG. 4, and FIG. 13 shows an example where the capacitor element
C3 is added to the circuit of FIG. 6.

35 While examples where a semiconductor integrated circuit
according to the present invention is applied to an IC for ASK
modulation has been described in the above described preferred

While the control signal input circuit 5 and the bias supply
5 circuits 3 and 6 have been connected to the respective terminals
of the FET 10 in the above described preferred embodiments, the
control signal input circuit 5 and the bias supply circuits 3
and 6 may be connected only to part of terminals of the FET 10.

While the present invention has been disclosed in terms
10 of the preferred embodiment in order to facilitate better
understanding thereof, it should be appreciated that the
invention can be embodied in various ways without departing from
the principle of the invention. Therefore, the invention should
be understood to include all possible embodiments and
15 modification to the shown embodiments which can be embodied
without departing from the principle of the invention as set forth
in the appended claims.